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Abstract 
This paper presents a CMOS 1.8V-180nm analog 
quadrature sine oscillator. Thanks to a custom 12-bit 
bidirectional DAC-based architecture, the frequency 
can be digitally programmed over two decades with 
high accuracy, making it suitable as the actuation 
system in low-cost high-performance embedded 
lock-in measurement systems. 
Introduction 
Lock-in amplifiers (LIA) are a powerful technique 
to recover information from sensors with small 
amplitudes or even showing a response buried in 
larger noise signals. Current commercial LIAs are 
heavy and power-hungry. Recently, low-voltage 
implementations have been proven feasible, but still 
are not marketed in an integrated manner and, in 
fact, only a few integrated versions have been 
reported to date. Previous work from authors proved 
the implementation of a 1.8V 0.18um CMOS dual 
phase read-out LIA channel [1].  
For the actuation system a quadrature sinusoidal 
analog oscillator with a new high-resolution 
digitally tunable frequency system was specifically 
developed using COTS, since existing designs were 
not a feasible solution for low-powered systems 
either due to the high consumption and/or limited 
tunability [2]. Thus, to attain a complete on-chip 
LIA instrument, its 1.8V 0.18um CMOS design, 
complying with key performances including low 
power and reduced size while preserving a high 
resolution digitally programmable frequency is due. 
Proposed System Performance 
The proposed actuation system is shown in Figure 1. 
Following the strategy in [2], to attain a low-voltage 
low-power structure, it is an analog oscillator 
scheme using operational amplifiers as active cells, 
but using 12-bit digital-to-analog converters (DACs) 
to achieve precise resistance modifications. The 
DAC block diagram and detailed implementation at 
transistor level are shown in Figures 2 and 3 
respectively. To attain a compact but accurate 
structure, the proposed DAC is divided into two 
segments: the 4 Most Significant Bits (MSB) are 
decoded to a thermometer code driving 16 unitary Z 
outputs in a second generation current conveyor 
(CCII) acting as a bidirectional current-steering 
architecture. The Least Significant Bit (LSB) 
segment is an 8-bit CMOS R/2-R ladder. 
Figure 4 shows the output frequency 
programmability: frequency can be varied in two 
orders of magnitude, achieving high frequency 
accuracy. Figure 5 shows the quadrature sine wave 
outputs VO, VO1 at 10.88 kHz. These signals present 
identical amplitude value, with less than 0.3º phase 
error and the difference between the first and second 
harmonic is larger than 40 dB. 
Conclusions 
The use of a custom 12-bit bidirectional DAC-based 
architecture allows selecting the operating 
frequency in two decades with high accuracy, 
overcoming the intrinsic limitations from classical 
low-power analog oscillators in terms of frequency 
span and resolution. Additionally, the system can be 
straightforwardly controlled by low-cost low-power 
embedded microcontrollers. These features pave the 
way towards the accomplishment of general purpose 
fully integrated dual lock-in amplifiers, allowing to 
exploit their signal recovery features in those 
environments where expensive, mains powered 
bulky commercial LIAs become unsuitable. 
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Figure 1. Proposed analog frequency programmable 
quadrature sine oscillator Figure 2. DAC block diagram 
 
Figure 3. DAC detailed implementation at transistor level 
Figure 4. Output frequency programmability 
Figure 5. Quadrature sine wave outputs VO (blue) and VO1 
(black) at 10.88 kHz 
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